Abstract: This paper presents a simple behavioral model with experimentally extracted parameters for packaged cascode gallium nitride (GaN) field-effect transistors (FETs). This study combined a level-1 metal-oxide-semiconductor field-effect transistor (MOSFET), a junction field-effect transistor (JFET), and a diode model to simulate a cascode GaN FET, in which a JFET was used to simulate a metal-insulator-semiconductor high-electron-mobility transistor (MIS-HEMT). Using the JFET to simulate the MIS-HEMT not only ensures that the curve fits an S-shape transfer characteristic but also enables the pinch-off voltages extracted from the threshold voltage of the MIS-HEMT to be used as a watershed to distinguish where the drop in parasitic capacitance occurs. Parameter extraction was based on static and dynamic characteristics, which involved simulating the behavior of the created GaN FET model and comparing the extracted parameters with experimental measurements to demonstrate the accuracy of the simulation program with an integrated circuit emphasis (SPICE) model. Cascode capacitance was analyzed and verified through experimental measurements and SPICE simulations. The analysis revealed that the capacitance of low-voltage MOSFETs plays a critical role in increasing the overall capacitance of cascode GaN FETs. The turn-off resistance mechanism effectively described the leakage current, and a double-pulse tester was used to evaluate the switching performance of the fabricated cascode GaN FET. LTspice simulation software was adopted to compare the experimental switching results. Overall, the simulation results were strongly in agreement with the experimental results.
; the selected LV MOSFET was a 30-V OptiMOS TM3 with an RDS(on) of 3.1 mΩ and a silicon carbide (SiC) Schottky barrier diode (SBD) with a 600-V, 10-A rating. The study from which the MIS-HEMT was adopted demonstrated the characteristics of laboratory-fabricated D-mode and cascode GaN FETs [19] . Although the static measured voltage rating was greater than 600 V, the test voltage used in the present study was less than 100 V because the dynamic voltage rating was associated with current collapse phenomena [21] . Moreover, because of variations in device fabrication, wire bonding, and packaging, the characteristics of the device had to be measured to obtain detailed information about the device. Many manufacturers, such as Transphorm, IR/Infineon, RFMD, and MicroGaN, announced their preliminary products of cascade GaN devices [1] . Among them, only Transphorm are off-the-shelf devices, and the product items include TPH3202, TPH3006, TPH3206, TPH3208, TPH3212, and others with different current ratings or packages. We have chosen TPH3006PS (Transphorm Inc., Goleta, CA, USA) in a TO-220 package as a benchmark to compare our cascade GaN FET fabricated in NCTU with TO-257 package [19] as both transistors had similar voltage as well as current rating and were in similar lead frame packages. A brief datasheet of TPH3006PS 2014 is included in Appendix B Table A2 [22] . Figure 2 presents the proposed SPICE model for the fabricated cascode GaN FETs, which was configured by connecting the MIS-HEMT and low-voltage MOSFET in series and the SiC SBD in antiparallel to the cascode drain-to-source terminals. The junction field-effect transistor (JFET) model was selected to simulate the MIS-HEMT, and the level-1 MOSFET model [23] was selected to simulate the LV MOSFET. SiC SBD forward current and junction capacitance parameters, which were fitted using the third quadrant of the cascode GaN FET and capacitance curves, were fitted conveniently by using the method in [24] . [18] were added into the model. The corresponding gain k, Rfill, Rempty, and the capacitance C were obtained from the trapping effect example in Appendix C Figure A2 . Figure 2 presents the proposed SPICE model for the fabricated cascode GaN FETs, which was configured by connecting the MIS-HEMT and low-voltage MOSFET in series and the SiC SBD in antiparallel to the cascode drain-to-source terminals. The junction field-effect transistor (JFET) model was selected to simulate the MIS-HEMT, and the level-1 MOSFET model [23] was selected to simulate the LV MOSFET. SiC SBD forward current and junction capacitance parameters, which were fitted using the third quadrant of the cascode GaN FET and capacitance curves, were fitted conveniently by using the method in [24] .
Crystals 2017, 7, 250 3 of 18 [19] ; the selected LV MOSFET was a 30-V OptiMOS TM3 with an RDS(on) of 3.1 mΩ and a silicon carbide (SiC) Schottky barrier diode (SBD) with a 600-V, 10-A rating. The study from which the MIS-HEMT was adopted demonstrated the characteristics of laboratory-fabricated D-mode and cascode GaN FETs [19] . Although the static measured voltage rating was greater than 600 V, the test voltage used in the present study was less than 100 V because the dynamic voltage rating was associated with current collapse phenomena [21] . Moreover, because of variations in device fabrication, wire bonding, and packaging, the characteristics of the device had to be measured to obtain detailed information about the device. Many manufacturers, such as Transphorm, IR/Infineon, RFMD, and MicroGaN, announced their preliminary products of cascade GaN devices [1] . Among them, only Transphorm are off-the-shelf devices, and the product items include TPH3202, TPH3006, TPH3206, TPH3208, TPH3212, and others with different current ratings or packages. We have chosen TPH3006PS (Transphorm Inc., Goleta, CA, USA) in a TO-220 package as a benchmark to compare our cascade GaN FET fabricated in NCTU with TO-257 package [19] as both transistors had similar voltage as well as current rating and were in similar lead frame packages. A brief datasheet of TPH3006PS 2014 is included in Appendix B Table A2 [22] . Figure 2 presents the proposed SPICE model for the fabricated cascode GaN FETs, which was configured by connecting the MIS-HEMT and low-voltage MOSFET in series and the SiC SBD in antiparallel to the cascode drain-to-source terminals. The junction field-effect transistor (JFET) model was selected to simulate the MIS-HEMT, and the level-1 MOSFET model [23] was selected to simulate the LV MOSFET. SiC SBD forward current and junction capacitance parameters, which were fitted using the third quadrant of the cascode GaN FET and capacitance curves, were fitted conveniently by using the method in [24] . [18] were added into the model. The corresponding gain k, Rfill, Rempty, and the capacitance C were obtained from the trapping effect example in Appendix C Figure A2 . [18] were added into the model. The corresponding gain k, R fill , R empty , and the capacitance C were obtained from the trapping effect example in Appendix C Figure A2. 
Static Characteristics
The static characteristics, namely the transfer characteristics (I DS -V GS ), third-quadrant characteristics, and parasitic capacitance, were measured using a curve tracer [20] . Both the static characteristics and the parameters extracted using the SPICE model are discussed in the following section.
MIS-HEMT and LV MOSFET Transfer Curve Characteristics
The JFET model was employed to simulate the MIS-HEMT. The DC characteristics of the JFET model were defined according to the parameters V TH and β, which determine the variation in drain current, and λ, which is the channel-length modulation. Two ohmic resistances, R D and R S , were also included in the JFET model. Other parameters not noted here were set as their default values. Thus, the JFET equation in the SPICE model for the DC current is as follows:
Cutoff region:
Linear region:
Saturation region: 0 < V gs − V TH < V ds ,
A level-1 MOSFET model was employed to simulate the LV MOSFET with a model-characterized equation identical to Equations (1)- (3), with the exception of parameter β (which was replaced with 1/2 K P , where K P is the transconductance parameter and λ is the short-channel width modulation slope coefficient in the saturated region). The positive sign of V TH determines the positive threshold voltage. The threshold voltage (V TH ), β, and K P can be obtained from the I DS -V GS curve (transfer characteristic), which can be extracted by using the extrapolation in the saturation region (ESR) method [24] . Figure 3a illustrates the transfer characteristics of the fabricated D-mode MIS-HEMT device when V GS = −25 to 1 V (measured in 1-V increments) with V DS = 10 V, as well as the transfer characteristics of the fabricated cascode GaN FET device when V GS = 0 to 6 V (measured in 0.1-V increments) with V DS = 10 V. The red and blue symbols in the figure represent the plots of I DS versus V GS for the fabricated D-mode and cascode devices, respectively. According to the ESR method [24] , the tangent of the resulting √ I DS -V GS curve was derived at the maximum slope point; then, the threshold voltage was determined by the intersection between this tangent and the horizontal axis. The parameter β could be extracted from the slope of the maximum slope point on the curve. The red triangles indicate the transfer characteristic of the MIS-HEMT device. The threshold voltages given by the tangent of the √ I DS -V GS (black triangles) are shown to intersect at −20 V. Additionally, the slope of the maximum slope point on the √ I DS -V GS curve is shown to be 0.64; therefore, parameter β is 0.4. The blue circles show the transfer characteristic of the GaN FET device. The threshold voltages given by the tangent of the √ I DS -V GS (black circles) are shown to intersect at 1.7 V. Additionally, the slope of the maximum slope point on the √ I DS -V GS curve is shown to be 3.73; therefore, parameter K P is 27.8. In summary, the threshold voltage of the D-mode MIS-HEMT device was −20 V, whereas that of the cascode device was 1.7 V. In other words, the threshold voltage shifted from a negative to positive value, which is compatible with existing commercial gate drive circuits for MOSFETs. In the present method, JFETs connected in series with ohmic resistances RD and RS were employed to simulate the MIS-HEMT in order to fit the transfer characteristic to an S-shaped curve. The dashed-dotted line in Figure 3a represents the curve with the JFETs, in which the experimentally extracted threshold voltage VTH_J = −20 V was substituted, and where β_J = 0.4 and λ_J = 0. The dashed line indicates that RS_J = 0.05, whereas the solid line indicates that RD_J = 0.13. Overall, the simulated curve is similar to the measured curve. The solid line indicates the curve derived with JFETs connected in series in a level-1 MOSFET model, in which the values for the MOSFET were experimentally extracted as follows: VTH = 1.7 V, KP = 27.8, λ = 0, RD = 0.013, and RS = 0.007. The LV MOSFET model is explained in detail in [23, 26] , and parameters of the JFET and level-1 MOSFET models in the fabricated GaN FET are listed in Table 1 . Figure 3b presents the transfer characteristics of the commercial cascode GaN FETs [TPH3006PS], with the data for the datasheet and SPICE model obtained from the device manufacturer [22] . The value of the plateau voltage (VPL) can be predicted from the transfer characteristic graph. Notably, the simulated plateau voltage of the commercial devices was lower than that in the datasheet when the current was less than 20 A. In the present method, JFETs connected in series with ohmic resistances R D and R S were employed to simulate the MIS-HEMT in order to fit the transfer characteristic to an S-shaped curve. The dashed-dotted line in Figure 3a represents the curve with the JFETs, in which the experimentally extracted threshold voltage V TH_J = −20 V was substituted, and where β _J = 0.4 and λ _J = 0. The dashed line indicates that R S_J = 0.05, whereas the solid line indicates that R D_J = 0.13. Overall, the simulated curve is similar to the measured curve. The solid line indicates the curve derived with JFETs connected in series in a level-1 MOSFET model, in which the values for the MOSFET were experimentally extracted as follows: V TH = 1.7 V, K P = 27.8, λ = 0, R D = 0.013, and R S = 0.007. The LV MOSFET model is explained in detail in [23, 26] , and parameters of the JFET and level-1 MOSFET models in the fabricated GaN FET are listed in Table 1 . Figure 3b presents the transfer characteristics of the commercial cascode GaN FETs [TPH3006PS], with the data for the datasheet and SPICE model obtained from the device manufacturer [22] . The value of the plateau voltage (V PL ) can be predicted from the transfer characteristic graph. Notably, the simulated plateau voltage of the commercial devices was lower than that in the datasheet when the current was less than 20 A. Because the fabricated D-mode GaN FET did not contain a body diode between the source and drain, the reverse I-V characteristics in the third quadrant are represented by the triangles in Figure 4 . According to [27] , the reverse drain-source voltage increased with the magnitude of the negative gate-source voltage, resulting in power loss. An additional SiC SBD with an antiparallel connection to the fabricated cascode GaN FET can not only reduce the reverse recovery time [16] but also limit the forward drop voltage under the turn-off condition (represented by the circles in Figure 4 ). Therefore, a negative voltage can be applied to the gate to completely turn off the GaN FET, thereby reducing the power loss and preventing a faulty turn-on [28] . The SiC SBD forward parameters were fitted by using the method in [24] . Because the fabricated D-mode GaN FET did not contain a body diode between the source and drain, the reverse I-V characteristics in the third quadrant are represented by the triangles in Figure 4 . According to [27] , the reverse drain-source voltage increased with the magnitude of the negative gate-source voltage, resulting in power loss. An additional SiC SBD with an antiparallel connection to the fabricated cascode GaN FET can not only reduce the reverse recovery time [16] but also limit the forward drop voltage under the turn-off condition (represented by the circles in Figure 4 ). Therefore, a negative voltage can be applied to the gate to completely turn off the GaN FET, thereby reducing the power loss and preventing a faulty turn-on [28] . The SiC SBD forward parameters were fitted by using the method in [24] . 
Parasitic Capacitances
The three-point C-V parameter extraction method [24] was employed to extract the SiC SBD junction capacitance (CD) parameters and to model the LV MOSFET gate-drain capacitance (Cgd_M), drain-source capacitance (Cds_M), and MIS-HEMT parasitic capacitance (Cgs_J1, and Cgd_J1). A 600-V, 10-A rated SiC SBD was used. The junction capacitance is presented in Figure 5a , where parameters CJ0 = 698.53 pF, VJ_CD = 0.52 V, and M_CD = 0.45. These parameters were extracted based on VDS = 1 V, which was selected at the lower voltage end of the C-V curve as point 1. Points 2 (VDS = 80 V) and 3 (VDS = 100 V) were selected at the upper voltage end of the C-V curve. The LV MOSFET Cgs0, which is the gate-source overlap capacitance per meter channel width (where W denotes the gate width), was extracted from the characteristic capacitance plot at vds = 0 by using the expression Cgs0 = Cgs_M (0). By contrast, the gate-drain capacitance (Cgd_M) was modeled using the junction capacitance of the diode and the drain-source capacitance (Cds_M) was modeled using the junction capacitance of the body diode.
A plot of the measured reverse-bias junction capacitance curve versus drain-source voltage (with each axis logarithmically scaled) was extracted using the y-axis intercept and slope to determine the values of Cds0, Cgd0, M_Cds_M, and M_Cgd_M. Figure 5b presents the log-log plot of the measured parasitic capacitance versus the drain-source voltage. The zero-bias gate-drain capacitance Cgd0 and zero-bias drain-source capacitance Cds0 were extracted from the measurements at a low drain-source bias, whereas the junction grading coefficients M_Cgd_M and M_Cds_M were extracted from the slope of the gate-drain and drain-source capacitance curves at a high drain-source bias. The built-in potentials PB_Cgd_M and PB_Cds_M were extracted from a linear interpolation of the curve. Because the D-mode MIS-HEMT did not contain body diodes between the drain and source, the N-channel JFET model without body diodes can match this condition. However, an external Cds_J capacitance was instead connected between the drain and source to represent the MIS-HEMT drain-to-source 
The three-point C-V parameter extraction method [24] was employed to extract the SiC SBD junction capacitance (C D ) parameters and to model the LV MOSFET gate-drain capacitance (C gd_M ), drain-source capacitance (C ds_M ), and MIS-HEMT parasitic capacitance (C gs_J1 , and C gd_J1 ). A 600-V, 10-A rated SiC SBD was used. The junction capacitance is presented in Figure 5a , where parameters C J0 = 698.53 pF, V J_CD = 0.52 V, and M _CD = 0.45. These parameters were extracted based on V DS = 1 V, which was selected at the lower voltage end of the C-V curve as point 1. Points 2 (V DS = 80 V) and 3 (V DS = 100 V) were selected at the upper voltage end of the C-V curve. The LV MOSFET C gs0 , which is the gate-source overlap capacitance per meter channel width (where W denotes the gate width), was extracted from the characteristic capacitance plot at v ds = 0 by using the expression C gs0 = C gs_M (0). By contrast, the gate-drain capacitance (C gd_M ) was modeled using the junction capacitance of the diode and the drain-source capacitance (C ds_M ) was modeled using the junction capacitance of the body diode.
A plot of the measured reverse-bias junction capacitance curve versus drain-source voltage (with each axis logarithmically scaled) was extracted using the y-axis intercept and slope to determine the values of C ds0 , C gd0 , M _Cds_M , and M _Cgd_M . Figure 5b presents the log-log plot of the measured parasitic capacitance versus the drain-source voltage. The zero-bias gate-drain capacitance C gd0 and zero-bias drain-source capacitance C ds0 were extracted from the measurements at a low drain-source bias, whereas the junction grading coefficients M _Cgd_M and M _Cds_M were extracted from the slope of the gate-drain and drain-source capacitance curves at a high drain-source bias. The built-in potentials PB _Cgd_M and PB _Cds_M were extracted from a linear interpolation of the curve. Because the D-mode MIS-HEMT did not contain body diodes between the drain and source, the N-channel JFET model without body diodes can match this condition. However, an external C ds_J capacitance was instead connected between the drain and source to represent the MIS-HEMT drain-to-source capacitance. The JFET model was used to configure the MIS-HEMT, where the JFET model included gate-to-source and gate-to-drain parasitic capacitances; that is, C gs_J and C gd_J were used to fit the parasitic capacitance curve. Similarly, the three-point C-V method [24] was employed to extract the capacitance parameters; the results are presented in Figure 5c . The extracted capacitance parameters for the SiC SBD, LV MOSFET, and MIS-HEMT are listed in Table 2 .
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capacitance. The JFET model was used to configure the MIS-HEMT, where the JFET model included gate-to-source and gate-to-drain parasitic capacitances; that is, Cgs_J and Cgd_J were used to fit the parasitic capacitance curve. Similarly, the three-point C-V method [24] was employed to extract the capacitance parameters; the results are presented in Figure 5c . The extracted capacitance parameters for the SiC SBD, LV MOSFET, and MIS-HEMT are listed in Table 2 . Figure 6 presents the equivalent capacitances of the cascode GaN FET used in this study. Capacitances labeled with a subscript "C," "M," "J," and "D" represent the capacitances of the cascode, LV MOSFET, MIS-HEMT, and SiC SBD, respectively. The cascode parasitic capacitance values were divided into two regions: VDS_M < |VP_J| and VDS_M ≥ |VP_J|. Because the MOSFET drainsource voltage is smaller than the absolute value of the MIS-HEMT pinch-off voltage (VP_J) (VDS_M < |VP_J|), the MIS-HEMT channel is conductive due to its "normally on" characteristic. The cascode input capacitance (Ciss_C,1) is the sum of Cgs_M and Cgd_M in the LV MOSFET, and is expressed as Equation (4) . The transfer capacitance (Crss_C,1) is the Cgd_M of the LV MOSFET, and is expressed as Equation (5). The conducting channel of the MIS-HEMT connects the output capacitance of the Table 2 . Extracted capacitance parameters of the SiC SBD, LV MOSFET, and MIS-HEMT.
SiC SBD LV MOSFET MIS-HEMT
Par. CJ0 (pF) VJ (V) M CJ0 (pF) PB (V) M CJ0 (pF) VJ (V) M CD 698.53 0.52 0.45 - - Cgs - Cgs0 (pF) × W (μ) =
Analysis of the Cascode Parasitic Capacitances

SiC SBD LV MOSFET MIS-HEMT
Par. Figure 6 presents the equivalent capacitances of the cascode GaN FET used in this study. Capacitances labeled with a subscript "C," "M," "J," and "D" represent the capacitances of the cascode, LV MOSFET, MIS-HEMT, and SiC SBD, respectively. The cascode parasitic capacitance values were divided into two regions: V DS_M < |V P_J | and V DS_M ≥ |V P_J |. Because the MOSFET drain-source voltage is smaller than the absolute value of the MIS-HEMT pinch-off voltage (V P_J ) (V DS_M < |V P_J |), the MIS-HEMT channel is conductive due to its "normally on" characteristic. The cascode input capacitance (C iss_C,1 ) is the sum of C gs_M and C gd_M in the LV MOSFET, and is expressed as Equation (4) . The transfer capacitance (C rss_C,1 ) is the C gd_M of the LV MOSFET, and is expressed as Equation (5) . The conducting channel of the MIS-HEMT connects the output capacitance of the MOSFET (C oss_M ) [gate-drain capacitance (C gd_M ) and drain-source capacitance (C ds_M )] in parallel with the input capacitance of the MIS-HEMT (C iss_J ) [gate-drain capacitance (C gd_J ) and gate-source capacitance (C gs_J )] and the capacitance of the SBD diode (C D ); the output capacitance (C oss_C,1 ) of the cascode is expressed as Equation (6) .
As the drain-to-source voltage of the MOSFET (V DS_M ) extends higher than the pinch-off voltage of the MIS-HEMT (V P_J ) (|V P_J | ≤ V DS_M ), the MIS-HEMT begins to block the voltage. At the second stage, the cascode input capacitance (C iss_C,2 ) is the sum of C gs_M and C gd_M in series with C ds_M , C ds_J , and C gs_J . Notably, these parameters are parallel with each other and are expressed as Equation (7). The transfer capacitance (C rss_C,2 ) is C gd_M in series with C ds_J , which is expressed as Equation (8). Finally, the cascode output parasitic capacitance (C oss_C,2 ) is the sum of C gd_J , C D , and C ds_J in series with C gd_M , C ds_M , and C gs_J1 (which are parallel with each other) and is expressed as Equation (9). (6).
As the drain-to-source voltage of the MOSFET (VDS_M) extends higher than the pinch-off voltage of the MIS-HEMT (VP_J) (|VP_J| ≤ VDS_M), the MIS-HEMT begins to block the voltage. At the second stage, the cascode input capacitance (Ciss_C,2) is the sum of Cgs_M and Cgd_M in series with Cds_M, Cds_J, and Cgs_J. Notably, these parameters are parallel with each other and are expressed as Equation (7). The transfer capacitance (Crss_C,2) is Cgd_M in series with Cds_J, which is expressed as Equation (8). Finally, the cascode output parasitic capacitance (Coss_C,2) is the sum of Cgd_J, CD, and Cds_J in series with Cgd_M, Cds_M, and Cgs_J1 (which are parallel with each other) and is expressed as Equation (9). 
Dynamic Characteristics
The dynamic gate charge characteristics (VGS-QGS), leakage current (IDSS), turn-off resistance (RDS(off)), and switching performance were evaluated using a double-pulse tester and are described as follows. From the static characteristic, the plateau voltage (VPL) in the gate charge curve is read from the transfer characteristic graph with the test current, whereas the individual gate charge is derived from the parasitic capacitance curves. Gate charge information predicts switching behavior, and turnoff resistance and leakage current are estimated using the sorting method [11] .
Gate Charge Curve (VGS-QGS)
The test fixture that was adopted to measure the gate charge curve [30] [31] , which can be taken from an oscilloscope, is illustrated in Figure 8 . A plot of the gate-to-source voltage versus time measured on the oscilloscope can be converted to a plot of the gate-to-source voltage versus gate charge through the following relationship: QG = Ig × t. The constant gate current Ig can be constructed using Equation (10) with a PNP-type bipolar junction transistor, a Zener diode, and two resistors. The gate charge of the transistor is controlled by injecting a fixed gate current into the transistor, which renders the total gate charge proportional to the time. Plotting the gate-source voltage against the time yields the gate charge characteristic, which is determined for a fixed drain current ID and drain voltage VDD. The load resistance RL is added to set the test current.
( )
In this test, the drain-source voltage VDD was set at 100 V and the load resistance RL was set according to the test current ID. The constant gate current Ig was set at approximately 1 mA according to Equation (4) by using a 10-V supply voltage (VCC), PNP bipolar junction transistor, 3.3-V Zener diode (VZD), 2.7-kΩ resistor (RE), and 10-kΩ resistor (RS). The gate charge of the transistor was 
Dynamic Characteristics
The dynamic gate charge characteristics (V GS -Q GS ), leakage current (I DSS ), turn-off resistance (R DS(off) ), and switching performance were evaluated using a double-pulse tester and are described as follows. From the static characteristic, the plateau voltage (V PL ) in the gate charge curve is read from the transfer characteristic graph with the test current, whereas the individual gate charge is derived from the parasitic capacitance curves. Gate charge information predicts switching behavior, and turn-off resistance and leakage current are estimated using the sorting method [11] .
Gate Charge Curve (V GS -Q GS )
The test fixture that was adopted to measure the gate charge curve [30, 31] , which can be taken from an oscilloscope, is illustrated in Figure 8 . A plot of the gate-to-source voltage versus time measured on the oscilloscope can be converted to a plot of the gate-to-source voltage versus gate charge through the following relationship: Q G = I g × t. The constant gate current I g can be constructed using Equation (10) with a PNP-type bipolar junction transistor, a Zener diode, and two resistors. The gate charge of the transistor is controlled by injecting a fixed gate current into the transistor, which renders the total gate charge proportional to the time. Plotting the gate-source voltage against the time yields the gate charge characteristic, which is determined for a fixed drain current I D and drain voltage V DD . The load resistance R L is added to set the test current.
In this test, the drain-source voltage V DD was set at 100 V and the load resistance R L was set according to the test current I D . The constant gate current I g was set at approximately 1 mA according to Equation (4) by using a 10-V supply voltage (V CC ), PNP bipolar junction transistor, 3.3-V Zener diode (V ZD ), 2.7-kΩ resistor (R E ), and 10-kΩ resistor (R S ). The gate charge of the transistor was controlled by injecting a fixed current of 1 mA into the gate. The total gate charge was proportional to the time (i.e., 1 µs of time corresponded to 1 nC of gate charge). controlled by injecting a fixed current of 1 mA into the gate. The total gate charge was proportional to the time (i.e., 1 μs of time corresponded to 1 nC of gate charge). A comparison of the measured and simulated gate charge characteristics is presented in Figure 9 . Notably, a strong correlation was observed between the results. Because a constant current of 1 mA is charged into the gate, each division of the horizontal axis can be read in nanocoulombs when the time scale is expressed in microseconds. The dynamic performance was in agreement with the gate charge results obtained using the gate charge (QG) simulation model. The Miller plateau voltage of the fabricated GaN FET was 2.8 V when the load current ID was 9 A and VDD was 100 V ( Figure  9a) . A total gate charge QG of 35 nC was required to reach a gate-to-source voltage VGS of 6 V, and QGS was estimated by multiplying the Miller voltage by the input capacitance Ciss (2.8 V × 4464 pf = 12.5 nC). The drain-to-gate Miller capacitance caused an increase in the flat region from 12.5 to 17.5 nC (QGD = 5 nC) (Figure 9b) . Similarly, the measured plateau voltage of the commercial cascode GaN FETs approached 3.6 V when the load current ID was 10 A and VDD was 100 V. The graph shows that a gate charge QG of 8 nC was required when the commercial cascode GaN FETs was operated with a gateto-source voltage VGS of 6 V. QGS was 3 nC and QGD was 2 nC (from 3 to 5 nC). As noted earlier regarding the transfer curve characteristic, the simulated plateau voltage of the commercial devices was lower than that provided in the datasheet when the current was less than 20 A. Therefore, at a test current of 10 A, the simulated plateau voltage of 3.3 V is actually lower than the measured 3.6 V. The inaccuracy of the transfer curve results in a deviation in the plateau voltage. A comparison of the measured and simulated gate charge characteristics is presented in Figure 9 . Notably, a strong correlation was observed between the results. Because a constant current of 1 mA is charged into the gate, each division of the horizontal axis can be read in nanocoulombs when the time scale is expressed in microseconds. The dynamic performance was in agreement with the gate charge results obtained using the gate charge (Q G ) simulation model. The Miller plateau voltage of the fabricated GaN FET was 2.8 V when the load current I D was 9 A and V DD was 100 V (Figure 9a) . A total gate charge Q G of 35 nC was required to reach a gate-to-source voltage V GS of 6 V, and Q GS was estimated by multiplying the Miller voltage by the input capacitance C iss (2.8 V × 4464 pf = 12.5 nC). The drain-to-gate Miller capacitance caused an increase in the flat region from 12.5 to 17.5 nC (Q GD = 5 nC) (Figure 9b) . Similarly, the measured plateau voltage of the commercial cascode GaN FETs approached 3.6 V when the load current I D was 10 A and V DD was 100 V. The graph shows that a gate charge Q G of 8 nC was required when the commercial cascode GaN FETs was operated with a gate-to-source voltage V GS of 6 V. Q GS was 3 nC and Q GD was 2 nC (from 3 to 5 nC). As noted earlier regarding the transfer curve characteristic, the simulated plateau voltage of the commercial devices was lower than that provided in the datasheet when the current was less than 20 A. Therefore, at a test current of 10 A, the simulated plateau voltage of 3.3 V is actually lower than the measured 3.6 V. The inaccuracy of the transfer curve results in a deviation in the plateau voltage. controlled by injecting a fixed current of 1 mA into the gate. The total gate charge was proportional to the time (i.e., 1 μs of time corresponded to 1 nC of gate charge). A comparison of the measured and simulated gate charge characteristics is presented in Figure 9 . Notably, a strong correlation was observed between the results. Because a constant current of 1 mA is charged into the gate, each division of the horizontal axis can be read in nanocoulombs when the time scale is expressed in microseconds. The dynamic performance was in agreement with the gate charge results obtained using the gate charge (QG) simulation model. The Miller plateau voltage of the fabricated GaN FET was 2.8 V when the load current ID was 9 A and VDD was 100 V (Figure  9a) . A total gate charge QG of 35 nC was required to reach a gate-to-source voltage VGS of 6 V, and QGS was estimated by multiplying the Miller voltage by the input capacitance Ciss (2.8 V × 4464 pf = 12.5 nC). The drain-to-gate Miller capacitance caused an increase in the flat region from 12.5 to 17.5 nC (QGD = 5 nC) (Figure 9b) . Similarly, the measured plateau voltage of the commercial cascode GaN FETs approached 3.6 V when the load current ID was 10 A and VDD was 100 V. The graph shows that a gate charge QG of 8 nC was required when the commercial cascode GaN FETs was operated with a gateto-source voltage VGS of 6 V. QGS was 3 nC and QGD was 2 nC (from 3 to 5 nC). As noted earlier regarding the transfer curve characteristic, the simulated plateau voltage of the commercial devices was lower than that provided in the datasheet when the current was less than 20 A. Therefore, at a test current of 10 A, the simulated plateau voltage of 3.3 V is actually lower than the measured 3.6 V. The inaccuracy of the transfer curve results in a deviation in the plateau voltage. 
Switching Performance with the Double-Pulse Tester
A double-pulse tester circuit [32] was employed to evaluate the switching performance of the fabricated GaN FET. The test circuit developed in LTspice software is shown in Figure 10 . The first pulse (75 µs) built up the test current in the inductor. After termination, the inductor current commutated from the device being tested to the diode; this turn-off period of the first pulse was utilized to measure the turn-off switching characteristics of the device. The second pulse (5 µs) occurred 5 µs later; here, the turn-on period was utilized to measure the turn-on switching characteristics of the device. The turn-on and turn-off switching currents were measured using a coaxial shunt [0.1 Ω (SSDN-10)] (T & M Research) [33] placed between the source terminal and ground of the transistor. A multifunction synthesizer (NF WF1945-B) (NF Corporation, Tsunashima-higashi, Japan) was also employed to generate a repetitive double-pulse signal. Two pulses with low repetition frequencies were set, and a voltage probe (P2201) was used to measure the drain-to-source voltage. A digital storage oscilloscope (Tektronix TDS2014B; 100 MHz, 1 GS/s) (Tektronix, Inc., Beaverton, OR, USA) was adopted to record the voltage and current waveforms, and the gate driver proposed in [34] was employed to drive the cascode GaN FETs. A 0-6 V gate voltage was used to switch on both the commercial and fabricated devices. Notably, the pull-up and pull-down circuits of the selected driver IC [35] are bipolar and the MOSFET transistors are parallel. Moreover, its output resistance (R g,O : 15 Ω) was factored into the sum of the series gate resistance R g,S , which was set at 200 Ω to enhance the switching comparisons; in other words, the turn-on path resistance and the turn-off path resistance R g can be R g,S + R g,O (215 Ω). 
A double-pulse tester circuit [32] was employed to evaluate the switching performance of the fabricated GaN FET. The test circuit developed in LTspice software is shown in Figure 10 . The first pulse (75 μs) built up the test current in the inductor. After termination, the inductor current commutated from the device being tested to the diode; this turn-off period of the first pulse was utilized to measure the turn-off switching characteristics of the device. The second pulse (5 μs) occurred 5 μs later; here, the turn-on period was utilized to measure the turn-on switching characteristics of the device. The turn-on and turn-off switching currents were measured using a coaxial shunt [0.1 Ω (SSDN-10)] (T & M Research) [33] placed between the source terminal and ground of the transistor. A multifunction synthesizer (NF WF1945-B) (NF Corporation, Tsunashimahigashi, Japan) was also employed to generate a repetitive double-pulse signal. Two pulses with low repetition frequencies were set, and a voltage probe (P2201) was used to measure the drain-to-source voltage. A digital storage oscilloscope (Tektronix TDS2014B; 100 MHz, 1 GS/s) (Tektronix, Inc., Beaverton, OR, USA) was adopted to record the voltage and current waveforms, and the gate driver proposed in [34] was employed to drive the cascode GaN FETs. A 0-6 V gate voltage was used to switch on both the commercial and fabricated devices. Notably, the pull-up and pull-down circuits of the selected driver IC [35] are bipolar and the MOSFET transistors are parallel. Moreover, its output resistance (Rg,O: 15 Ω) was factored into the sum of the series gate resistance Rg,S, which was set at 200 Ω to enhance the switching comparisons; in other words, the turn-on path resistance and the turn-off path resistance Rg can be Rg,S + Rg,O (215 Ω). The graphs in Figure 11 compare the experimental switching waveforms (colored lines) and simulated waveforms (black lines) derived from the fabricated cascode GaN FET model, illustrating the turn-on and turn-off switching transients of the commercial and fabricated GaN FETs. The rise and fall times of VDS and IDS were extracted as tCR and tVF (turn-on transition) and as tVR and tCF (turnoff transition) during the switching transition period. The results showed that tCR and tVF at turn-on and tVR and tCF at turn-off time were approximately 255 and 307 ns and approximately 470 and 280 ns, respectively, in the fabricated GaN FET, but approximately 140 and 240 ns and approximately 140 and 70 ns, respectively, in the commercial GaN FETs. Next, a comparison with static on-resistance Ron,stat was conducted using a curve tracer. Figure 11a depicts the ratio of dynamic on-resistance Ron,dyn to static on-resistance Ron,stat for the commercial devices with the blocking voltage set at 100 V, as well as that for the fabricated device with the blocking voltage set at approximately 90 V. The increase in the dynamic on-resistance of the commercial devices was almost zero (Ron,dyn/Ron,stat = 150 mΩ/150 mΩ = 1), whereas that of the fabricated device was approximately 6.4 times higher than its static on-resistance Ron,stat (Ron,dyn/Ron,stat = 2110 mΩ/330 mΩ = 6.4). The larger dynamic on-resistance occurred because a higher voltage was applied [14] . Nevertheless, the voltage rating of the fabricated GaN FET was still maintained below 100 V in this experiment, because a dynamic on-resistance of more than six times The graphs in Figure 11 compare the experimental switching waveforms (colored lines) and simulated waveforms (black lines) derived from the fabricated cascode GaN FET model, illustrating the turn-on and turn-off switching transients of the commercial and fabricated GaN FETs. The rise and fall times of V DS and I DS were extracted as t CR and t VF (turn-on transition) and as t VR and t CF (turn-off transition) during the switching transition period. The results showed that t CR and t VF at turn-on and t VR and t CF at turn-off time were approximately 255 and 307 ns and approximately 470 and 280 ns, respectively, in the fabricated GaN FET, but approximately 140 and 240 ns and approximately 140 and 70 ns, respectively, in the commercial GaN FETs. Next, a comparison with static on-resistance R on,stat was conducted using a curve tracer. Figure 11a depicts the ratio of dynamic on-resistance R on,dyn to static on-resistance R on,stat for the commercial devices with the blocking voltage set at 100 V, as well as that for the fabricated device with the blocking voltage set at approximately 90 V. The increase in the dynamic on-resistance of the commercial devices was almost zero (R on,dyn /R on,stat = 150 mΩ/150 mΩ = 1), whereas that of the fabricated device was approximately 6.4 times higher than its static on-resistance R on,stat (R on,dyn /R on,stat = 2110 mΩ/330 mΩ = 6.4). The larger dynamic on-resistance occurred because a higher voltage was applied [14] . Nevertheless, the voltage rating of the fabricated GaN FET was still maintained below 100 V in this experiment, because a dynamic on-resistance of more than six times the static on-resistance would destroy the devices at a higher voltage. A comparison of the switching time between the commercial and fabricated devices is summarized in Table 3 . Notably, parasitic inductance and dynamic on-resistance effects were not considered in the proposed model. Future research should explore these concepts in the model to discover more precise characteristics about GaN FETs for practical applications.
Crystals 2017, 7, 250 12 of 18 the static on-resistance would destroy the devices at a higher voltage. A comparison of the switching time between the commercial and fabricated devices is summarized in Table 3 . Notably, parasitic inductance and dynamic on-resistance effects were not considered in the proposed model. Future research should explore these concepts in the model to discover more precise characteristics about GaN FETs for practical applications. According to a previous study [11] on uniformity sorting methods, device uniformity can be indirectly screened by utilizing turn-off resistance with an isolated gate drive detection circuit. A 10 × (10 MΩ) probe was employed for the measurement (RL = 10 MΩ). The off-state voltage VS(off) of the commercial cascode GaN FETs was 22 V, and the waveforms of different commercial cascode GaN FET samples were uniform. The VS(off) was maintained at 22 V, yielding a leakage current of approximately 22 V/10 MΩ = 2.2 μA [34] . Figure 12 shows the results of the analysis of the leakage current that was obtained using the curve tracer. The plot of VDS versus IDSS reveals that the leakage current hold was 2.2 μA when the drain-to-source voltage was higher than 22 V. This leakage current result was approximated from uniformity sorting methods developed elsewhere [11] . VS(off) was measured after applying different drain-to-source voltages between 10 and 180 V (red circles in Figure 11 ). The device turn-off resistance RDS(off) was 10 MΩ, as determined through isolated gate drive detection.
By contrast, the fabricated cascode GaN FET exhibited differences in voltage levels (VS(off)). Results from other studies [11] have revealed that the lower the VS(off) values are, the closer the parasitic capacitances are to those specified on the datasheet, with the devices with the lowest VS(off) being used as test transistors. Here, the off-state voltage Vs(off) of the fabricated cascode GaN FET was 20 V, and the leakage current obtained using the curve tracer and the calculated leakage current were According to a previous study [11] on uniformity sorting methods, device uniformity can be indirectly screened by utilizing turn-off resistance with an isolated gate drive detection circuit. A 10 × (10 MΩ) probe was employed for the measurement (R L = 10 MΩ). The off-state voltage V S(off) of the commercial cascode GaN FETs was 22 V, and the waveforms of different commercial cascode GaN FET samples were uniform. The V S(off) was maintained at 22 V, yielding a leakage current of approximately 22 V/10 MΩ = 2.2 µA [34] . Figure 12 shows the results of the analysis of the leakage current that was obtained using the curve tracer. The plot of V DS versus I DSS reveals that the leakage current hold was 2.2 µA when the drain-to-source voltage was higher than 22 V. This leakage current result was approximated from uniformity sorting methods developed elsewhere [11] . V S(off) was measured after applying different drain-to-source voltages between 10 and 180 V (red circles in Figure 11 ). The device turn-off resistance R DS(off) was 10 MΩ, as determined through isolated gate drive detection. above 20 V (Figure 12a ). This may be because there was no additional resistance between the drain and source of the LV MOSFET (which would have caused an unstable leakage current in the fabricated device). It is doubtful that there is a high resistance of approximately 9.9 MΩ [34] connecting the drain to the source terminal of the LV MOSFET, which would act as a safety mechanism to prevent the high leakage current from the GaN FET from damaging the LV MOSFET when the LV MOSFET is in the off state. 
Discussion
The capacitances and QGD charges of the fabricated and commercial GaN FETs are shown in Figure 13 and Table 4 By contrast, the fabricated cascode GaN FET exhibited differences in voltage levels (V S(off) ).
Results from other studies [11] have revealed that the lower the V S(off) values are, the closer the parasitic capacitances are to those specified on the datasheet, with the devices with the lowest V S(off) being used as test transistors. Here, the off-state voltage V s(off) of the fabricated cascode GaN FET was 20 V, and the leakage current obtained using the curve tracer and the calculated leakage current were extremely close (20 V/3.64 MΩ = 5.5 µA). This indicates that the average leakage current in the commercial GaN FETs, which was maintained at a constant current value above 22 V (Figure 12b ), was more stable than that of the fabricated GaN FET when it was maintained at a constant value above 20 V (Figure 12a ). This may be because there was no additional resistance between the drain and source of the LV MOSFET (which would have caused an unstable leakage current in the fabricated device). It is doubtful that there is a high resistance of approximately 9.9 MΩ [34] connecting the drain to the source terminal of the LV MOSFET, which would act as a safety mechanism to prevent the high leakage current from the GaN FET from damaging the LV MOSFET when the LV MOSFET is in the off state.
The capacitances and Q GD charges of the fabricated and commercial GaN FETs are shown in Figure 13 and Table 4 . The parasitic capacitance of the LV MOSFET dominates the input parasitic capacitance value and the area below the pinch-off voltage under the C rss capacitance curve region. The Q GD charge below the pinch-off voltage (0-20 V) in the fabricated GaN FET was 3.52 nC (Q GD,0-20 V ), whereas that above the pinch-off voltage (20-100 V) was 0.14 nC (Q GD,20-100 V : 3.66 nC − 3.52 nC = 0.14 nC). The ratio between Q GD,0-20 V and Q GD,0-100 V was approximately 96.2%. In the commercial GaN FETs, the Q GD charge below the pinch-off voltage (0-20 V) was 1.60 nC, whereas that above the pinch-off voltage (20-100 V) was 0.48 nC (Q GD,20-100 V : 2.08 nC − 1.60 nC = 0.48 nC). The ratio between Q GD,0-20 V and Q GD,0-100 V was approximately 76.9%. Thus, the parasitic capacitance of the LV MOSFET in the fabricated GaN FET should be decreased to optimize the high switching performance. Compared with the commercial devices, the fabricated GaN FET required a larger total gate charge (Q G ) to charge and discharge the input capacitance (C iss ) of the transistors, which resulted in slower switching. Because the input parasitic capacitance of the cascode LV MOSFET dominated the input parasitic capacitance value, the optimal LV MOSFET should be utilized. A smaller Q GS is indicative of a shorter current transition period, and a smaller Miller charge Q GD is indicative of a shorter voltage transition period. Therefore, GaN FETs with lower parasitic capacitance performance have fewer gate charge requirements, which enables faster switching. 
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Conclusions
A simple behavioral model was developed by applying experimentally-extracted parameters for cascode GaN FETs. This model was constructed using a level-1 MOSFET, JFET, and diode. Model parameters were based on the extracted static and dynamic characteristics. The curve fitting and three-point C-V methods facilitated extraction of the transfer characteristics and nonlinear parasitic capacitance parameter values. The JFET was used to simulate the MIS-HEMT, which closely fit the Sshaped curve of the transfer characteristic. In addition, its pinch-off voltages extracted from the threshold voltage of the MIS-HEMT distinguished where the parasitic capacitance dropped. The SPICE model was developed with the extracted parameters, and a strong agreement was observed between the LTspice-software-simulated and measured results. Furthermore, an analysis of cascode capacitance in the fabricated GaN FET indicated that the capacitance in the LV MOSFET should be reduced to optimize its high switching performance. This is because devices with lower parasitic capacitance performance have lower gate charge requirements, which enables faster switching. The turn-off resistance mechanism was introduced to obtain leakage current information. In the fabricated GaN FET, this resistance (3.64 MΩ) was approximately 0.36 times that of the commercial GaN FETs (10 MΩ). Additionally, the corresponding leakage current of the fabricated GaN FET (5.5 μA) was 2.5 times that of the commercial GaN FETs (2.2 μA). Therefore, a lower turn-off resistance results in a higher leakage current. The optimization of device fabrication, packaging, and circuit design remains challenging. Moreover, parasitic inductance and dynamic on-resistance effects were not considered in the proposed model. In subsequent research, we plan to explore the model when it is equipped with parasitic inductance and dynamic on-resistance effects, to obtain more precise characteristics about GaN FETs for practical applications. 
A simple behavioral model was developed by applying experimentally-extracted parameters for cascode GaN FETs. This model was constructed using a level-1 MOSFET, JFET, and diode. Model parameters were based on the extracted static and dynamic characteristics. The curve fitting and three-point C-V methods facilitated extraction of the transfer characteristics and nonlinear parasitic capacitance parameter values. The JFET was used to simulate the MIS-HEMT, which closely fit the S-shaped curve of the transfer characteristic. In addition, its pinch-off voltages extracted from the threshold voltage of the MIS-HEMT distinguished where the parasitic capacitance dropped. The SPICE model was developed with the extracted parameters, and a strong agreement was observed between the LTspice-software-simulated and measured results. Furthermore, an analysis of cascode capacitance in the fabricated GaN FET indicated that the capacitance in the LV MOSFET should be reduced to optimize its high switching performance. This is because devices with lower parasitic capacitance performance have lower gate charge requirements, which enables faster switching. The turn-off resistance mechanism was introduced to obtain leakage current information. In the fabricated GaN FET, this resistance (3.64 MΩ) was approximately 0.36 times that of the commercial GaN FETs (10 MΩ). Additionally, the corresponding leakage current of the fabricated GaN FET (5.5 µA) was 2.5 times that of the commercial GaN FETs (2.2 µA). Therefore, a lower turn-off resistance results in a higher leakage current. The optimization of device fabrication, packaging, and circuit design remains challenging. Moreover, parasitic inductance and dynamic on-resistance effects were not considered in the proposed model. In subsequent research, we plan to explore the model when it is equipped with parasitic inductance and dynamic on-resistance effects, to obtain more precise characteristics about GaN FETs for practical applications. Figure A1 . Dynamic thermal impedance (Zth,JC) versus pulse width (tp) for single pulse [14] . Figure A1 . Dynamic thermal impedance (Z th,JC ) versus pulse width (t p ) for single pulse [14] . Figure A2 . Measurement to extract drain-lag [18] . (V gs is kept at −20 V, whereas V ds is a pulse train from 30 to 10 V).
